Abstract-We propose a rate controller for ATM switches. The rate controller supports multiple priorities, and dual leaky bucket (GCRA) traffic descriptors (such as VBR). While regulating each stream independently, our rate controller requires relatively modest computation bandwidth so that it can be implemented without any additional special-purpose hardware. The memory space requirement under reasonable circumstances is close to the most space-efficient schemes. It also enjoys the important advantage of being decoupled from the link scheduler. We analyze the outgoing traffic characteristics of our shaper with combination of strict priority and WFQ link scheduler, and find the optimal shaping parameters so as to maintain conformance at downstream switches. We study the best ways to allocate resources to rate controllers along the path of connection, and demonstrate the effectiveness of aggressive and light shaping in a multiple stage network under various network loads.
I. INTRODUCTION
Asynchronous Transfer Mode (ATM) is considered a leading technology for transporting multimedia (including voice, video and data) over wide area networks. One of the most challenging problems to solve prior to the deployment of ATM networks is traffic management and congestion control. Congestion control is difficult in ATM networks because of the high bandwidth, diverse quality of service requirements, and various traffic characteristics.
One effective congestion control technique is to delay early cells until they conform to the connection's traffic descriptors, which typically prescribe burst and bandwidth restrictions. This technique is loosely called traffic shaping or rate control. Shaping accommodates variation in traffic flow by smoothing the incoming cell stream. Without such action the network must reserve more resources to accommodate bursts or sessions may suffer loss, or settle for a lower rate connection. In addition, a shaper can smooth traffic traveling between networks, which may operate with different switches, possibly at different link speeds. Although traffic shaping can reduce cell loss, the smoothing function introduces additional delay and implementation complexity, since the shaper must buffer nonconforming cells and schedule them for later transmission. A single network-access point often services thousands of connections, with different traffic parameters, requiring efficient shaper and scalable techniques for buffering and scheduling cells. Much work has been done on traffic shaping and rate control: see, e.g., the survey of Zhang [10] and references therein.
The architecture of typical rate controller is depicted in Fig. 1 . The rate controller consists of two modules: traffic regulator and priority scheduler. Each connection has a dedicated buffer at the regulator, in which incoming cells are stored. The regulator holds each cell until it is eligible for transmission according to its traffic model (in our case: GCRA-based model, see below). When a cell becomes eligible, it is put in a scheduler buffer: the scheduler maintains a buffer for each priority class. The scheduler's task is to select the next cell to transmit on the outgoing link according to the specific priority policy. With high speed links and small cell size, a modern ATM switch requires a highly efficient traffic shaping algorithm to process cell arrival and departure every few microsecond, and, in addition, the algorithm should scale to a large number of connections with diverse traffic parameters and quality of service requirements.
In this work, we propose an algorithm for rate control in ATM switches. The important properties of the algorithm are the following G Decoupling rate regulation from link scheduling. This allows one, for example, to replace the priority policy or mechanism without changing the regulator part. It also allows for a simple analysis of the maximum cell delay, and the buffer space requirement.
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The computation overhead of the regulator is low enough to be implemented in software. In particular, the computation depends only on the actual number of the cells transmitted, regardless of the number of connections. This property makes the algorithm highly scalable.
The decoupling of rate control from link scheduling forces us to re-calculate the burstiness parameters of the outgoing stream. The problem is as follows. After being shaped, the rate controller passes the cells to the link scheduler. The link scheduling task is to resolve conflicts between competing connections. Conflicts occur when multiple cells, from different connections, become eligible for transmission during the same time slot. Depending on how the scheduler arbitrates amongst competing cells, the burstiness of the connection may increase, thus violating the expectations of downstream nodes in the network, possibly increasing cell loss rates and end-to-end delay. In this work, we analyze the influence of two basic link scheduling disciplines (priority and weighted fair queuing) and derive exact expressions for the shaping required by the rate controller so as to guarantee that the stream leaving the switch conforms to a given description.
We conclude with simulation results. We evaluate the performance of the GCRA shaping in a simple linear network, where in each switch, several connections are multiplexed into the output link with various input and shaping parameters. We study the best ways to allocate resources to rate controllers along the path of connection, and demonstrate the effectiveness of aggressive and light shaping in a multiple stage network under various network loads in terms of network buffer space, cell jitter and end-to-end delay.
The remainder of this paper is organized as follows. In Section II we describe the basic traffic models. In Section III we describe the rate control algorithm we propose. In Section IV we analyze the combination of our rate controller with a simple priority link scheduler. In Section V we analyze the combination of our rate controller with a WFQ link scheduler. In Section VI we present the experimental results. In Section VII we compare our rate controller with previous algorithms.
Many missing details can be found in [5] .
II. THE TRAFFIC MODEL
To facilitate any meaningful rate control, one must have a traffic model. A traffic model is required, on the one hand, to impose some limits on the incoming traffic, and on the other hand, to allow for a useful commitment on the outgoing traffic. Several traffic models have been considered in the literature. For example, the
model [2] , the
model [4] . The basic idea in most of these abstractions is to model burstiness, and the differences between them are usually subtle. In this paper we consider mainly the value or the previous cell arrival time-whichever is larger. Pseudo-code for the procedure is given in Figure 2 .
GCRA specification for increment , then it is possible that a few cells arriving back-to-back are conforming. More precisely, the maximal number of cells arriving back-to-back is
where i is the transmission time of a single cell. We say that a stream U conforms to the GCRA model with parameters
, if all cells in the stream are conforming according to the GCRA algorithm of Figure 2 .
The GCRA model is closely related to the
be the number of bits in a cell. Then, using the definitions of [2] , for any stream
, we have that
III. THE REGULATOR
The architecture of our GCRA rate controller is depicted in Fig. 1 . The rate controller consists of two modules: traffic regulator and priority scheduler. Each connection has a dedicated buffer at the regulator, in which incoming cells are stored. The regulator holds each cell until it is eligible for transmission, where a cell is said to be eligible if it is conforming according to its GCRA-based traffic model. When a cell becomes eligible, it is put in a scheduler buffer: the scheduler maintains a buffer for each priority class. The scheduler's task is to select the next cell to transmit on the outgoing link according to the priority policy. Usually, the scheduler enforces the strict priority policy, wherein at any given time, the cells of the highest non-empty priority class buffer are served. Within each priority class, the scheduler may use another policy such as Weighted Fair Queuing (WFQ) [7] , which ensures that each connection gets its allocated bandwidth share. 
//whenever next cell arrives...
The algorithm is based on the calendar queue algorithm [1] . Pseudo code is given in Figure 4 . The basic idea is as follows. We maintain a calendar called
, which is a cyclic array of linked lists of active connections. Each entry in the array corresponds to a cell-slot time, and the calendar, at any time, corresponds to the sliding time interval which starts now and spans
cell-slot times into the future. There is a pointer called
advancing cyclically over the array, always pointing to the current entry. The list hanging from the current entry contains structures representing all connections which are eligible for transmission now. The action taken by the algorithm in a time step is as follows. After advancing the
pointer, the list of connections pointed to by the current calendar entry is scanned in order. For each connection on the list, a cell is submitted to the scheduler (if available-see below), the next conformance time is computed, and the connection is concatenated to the list hanging from the entry corresponding to that time.
Note that in general, the next conformance time of a connection may be the current step again: in this case, the connection which was removed from the head of the list will be appended to the tail of the same list.
Some special care is needed for connections which become eligible for transmission, but do not have any cell to transmit yet. For this case, we have a special flag eligible to each connection (see Figure 4) , and an additional test performed by each incoming cell: When a cell arrives, if the buffer of its connection is empty and if the eligible flag is set, then it clears the eligible flag and joins the tail of the list of the next entry to be scheduled.
A. Analysis and Extensions of the Algorithm
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It turns out that our algorithm has extremely modest resource requirements. For example, an OC12 link containing up to 64K connections requires less 37MHz computation steps on a simple RISC processor, and less than 80KByte of memory (assuming that the speed of each connection is at least 32Mbps).
The basic algorithm can easily be extended to handle traffic contrained by any number of leaky buckets (e.g., VBR is defined using two GCRAs).
Details can be found in [5] .
IV. ANALYSIS OF THE GCRA REGULATOR WITH A PRIORITY SCHEDULER
In this section we analyze, based on techniques of Cruz [2] , the buffer space requirement and the delay added by the combination of our regulator and a simple priority scheduler: recall that the output of the rate controller may have many cells submitted simultaneously to the scheduler, i.e., the regulator ignores the limited bandwidth of the outgoing link; the scheduler has to deal with it, based on its policy. Therefore, the burstiness of streams coming out of the switch may be increased by the scheduler. The analysis below allows us to adjust the parameters used by the regulator so as to conform to given parameters outside the switch. Here, we analyze the simple strict priority policy.
For the sake of simplicity, we do our calculations for the single GCRA case, presented in Figure 4 . Using Eq. (2), we will work in the
model. We denote the number of connections sharing the link by Õ , and the output link capacity by Ö . We assume that the total reserved bandwidth is less than Ö . We make our calculations under the assumption that there is no cell loss: we will find the size of the buffer which justifies this assumption.
In the strict priority policy, only the highest priority class is served at any given time, i.e., a cell will be served only after all cells of higher priority have been served. We denote the number of priority classes by 
V. ANALYSIS OF THE GCRA REGULATOR WITH A WFQ SCHEDULER
In this section we analyze the buffer space requirement and the delay added by the combination of our GCRA rate controller with a weighted fair queuing (WFQ) scheduler [7] . A weighted fair queuing scheduler consists of Following [7] , we can bound the size of the service class buffer in the scheduler as follows. Using the fact that the delay bound provided by WFQ is within one packet of that provided by GPS, the required buffer space is equal to the sum of all ß plus one cell. Thus, the total buffer space required for service class 
Using Eqs. (7,1), we can finally calculate the GCRA parameters which should be used by the rate controller in order to ensure conformance of the stream leaving the switch. Consider a stream 
VI. PERFORMANCE EVALUATION
In this section we evaluate the performance of the GCRA shaping in a simple network. The network model we use consists of a line of ý switches (see Figure 5 for a schematic representation of a network with
). This line is the path of a single connection we examine, called the focus connection henceforth. In each switch, other connections are multiplexed into the output link with various input and shaping parameters. Specifically, we have three types of connections denoted by A, B and C (see Table I ). Each traffic source conforms to
with the given parameters, and the regulator shapes them to conform to
as given. The focus connection is of type A (setting the source to be of another type does not affect the results in a significant way). In each switch, we inject fresh traffic streams: 9 of type A, 10 of type B, and 10 of type C (so that in each link, there are 30 streams overall). All streams except the focus connection leave the system after one hop (once their conflicts with the focus connection are resolved, their effect is negligible). All traffic sources are generated by a stochastic on/off process with
parameters. The idea is that the process emulates a source which generates packets: the , i.e., the regulator shapes the outgoing traffic to be smoother than the incoming traffic. Temporary congestion in the output buffers may be created when packets from several streams arrives at the same time. We measured the performance of the GCRA shaper in terms of buffer occupancy, end-to-end delay, and inter cell arrival time at the destination. The delays and the inter-cell arrival times were measured only for the focus connection. We present results for various values of the shaper's (corresponding to smooth shaping). The
values we tested are summarized in Table I .
We present results for a simple FCFS scheduler (results for the 2-priority case can be found in [5] ). Figure 6 shows the buffer requirement inside the network for the focus connection. We remark that smaller d values at the shaper reduce the buffer space requirement dramatically at all switches except the first [5] .
An important consequence of space reduction for smoother traffic is that the end-to-end delay was reduced as well when more aggressive shaping has been enforced by the switch regulators, as can be seen in Figure 7 . This result is consistent: the more switches we have, the better reduction in end-to-end delay we get-see Figure 8 . This fact is also conspicuous in Figure 9 , where the buffer occupancy of the scheduler is plotted. The scheduler's buffer represents the link congestion, which is much lower for smoothed traffic.
Our last set of results for the no priority case concerns the inter-cell spacing values, i.e., the jitter (Figure 10 ). Consistently with our previous observations, we see that the cell spacing in a typical time interval at the 4th link is much better when the streams are highly regulated.
VII. RELATED WORK
Much research effort was devoted to rate control over highspeed networks. Zhang [10] provides an excellent survey. We briefly discuss later papers which are most relevant to our work.
In [6] , a comparison is made between two non-workconserving traffic shaping algorithms, Stop-and-Go [4] and Rate Control Static Priority (RCSP) [11] . They propose to use the leaky bucket as a traffic shaper, but they do not discuss the implementation details.
¢£¤¥¦ §¥©
In [10] , Zhang proposes an implementation of a regulator based on a modified version of calendar queue [1] . In Zhang's algorithm, each entry in the calendar contains linked lists of cells, one list for each priority class. Every "tick," all lists of the current entry are submitted to the scheduler. In this algorithm, since the lists consist of cells, it is completely possible (in fact, it is usually the case), that more than one cell associated with one connection will be pointed to by the calendar. The result is that when a long burst of cells for a specific connection arrives, the cells belonging to that burst may wrap around the calendar, thus breaking the FIFO order. The simple solution is to have a sufficiently large calendar. In our solution, however, the basic scheduling entity is a connection. This has two advantages: First, since each connection may appear at most once in the calendar, one can easily smooth large bursts. In our algorithm, the size of the calendar is not dominated by the time required to smooth the largest burst, but rather it is determined by the inter-cell arrival time of the slowest connection. Under realistic circumstances, the latter is usually smaller than the former. In addition, in our algorithm, the space overhead required for implementing the list structure is proportional to the number of connections, which is much better.
Another work closely related to ours is [8] , where a fair leaky- bucket rate controller is proposed. One of the main architectural features of [8] is that shaping and scheduling are integrated. Fairness is achieved by interleaving conforming cells in the scheduler. Our implementation, by contrast, decouples traffic shaping from link scheduling, which gives our design several advantages. First, we can support arbitrary priority policies: it is not clear how can one do that in the algorithm proposed in [8] . Secondly, our algorithm allows for simple analyses of the required buffer space and queuing delays, using standard techniques. Moreover, we give explicit construction for dual leaky buckets required for VBR-type connections and simulations of multiple switch network.
